




Topic 1.9 : FET –Voltage divider Bias configuration

2. Voltage Divider Bias / potential Divider Bias



* The voltage at the source of the JFET must be more positive than the voltage at the gate in order to keep the gate-source junction reverse biased.

* The source voltage is

$$V_s = I_D R_s$$

$$V_s = I_D R_s$$


* The gate voltage is set by resistors R_1 & R_2 as expressed by the following equation with the voltage divider formula

$$V_G = \left(\frac{R_2}{R_1 + R_2} \right) V_{DD}$$

$$\therefore I_G = 0$$

Dc Analysis :

* For dc analysis the coupling capacitors are open circuited



* Apply KVL to the gate-source junction

$$V_G - V_{GS} - V_S = 0$$

$$V_{GS} = V_G - V_S$$

$$= V_G - I_S R_s$$

$$= V_G - I_D R_s$$

$$\therefore V_{GS} = V_G - I_D R_s$$

* Apply KVL to the Drain-Source junction.

$$V_{DS} + I_D R_D + V_S - V_{DD} = 0$$

$$\therefore V_{DS} = V_{DD} - I_D R_D - I_D R_s$$

$$V_{DS} = V_{DD} - I_D (R_D + R_s)$$

Q-point :

$$I_{DQ} = I_{DSS} \left[1 - \frac{V_{GSQ}}{V_p} \right]^2$$

$$V_{DSQ} = V_{DD} - I_{DQ} (R_D + R_s)$$