Warning: session_start(): open(/var/cpanel/php/sessions/ea-php56/sess_0ec582a027b797bc6cb50d5598db8745, O_RDWR) failed: No such file or directory (2) in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 2

Warning: session_start(): Failed to read session data: files (path: /var/cpanel/php/sessions/ea-php56) in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 2
Connected successfully
Warning: Undefined variable $hostname in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 18
Syllabus || SNS Courseware
Subject Details
Dept     : BIO
Sem      : 3
Regul    : 2023
Faculty : N.Jayashree
phone  : NIL
E-mail  : jayashree.n.ece@snsct.org
310
Page views
30
Files
4
Videos
7
R.Links

Icon
Syllabus

UNIT
1
INTRODUCTION TO OPERATIONAL AMPLIFIER AND ITS APPLICATIONS 9

Operational amplifier –ideal characteristics, Voltage follower, Inverting amplifier, Non-inverting Amplifiers, Differentiator, Integrator, Voltage to Current converter, Instrumentation amplifier, Low pass, High pass filter and band pass filters, Comparator Experiments: Inverting, non-inverting amplifier and comparator, Integrator and Differentiator

UNIT
2
DIGITAL TO ANALOG AND ANALOG TO DIGITAL CONVERTERS AND PLL 9

Analog switches, High speed sample and hold circuit and IC ‘s, Types of D/A converter -Weighted resistor, R-2R ladder DAC, D/A Accuracy and Resolution. A/D converter - Flash, Dual slope, Successive approximation, A/D Accuracy and Resolution. PLL-Closed loop analysis of PLL. Experiments: Design and analysis of active filters using opamp, Schmitt trigger using operational amplifier

UNIT
3
NUMBER SYSTEM AND BOOLEAN ALGEBRA 9

Number Systems – Decimal, Binary, Octal, Hexadecimal, 1‘s and 2‘s complements, Codes – Binary, BCD, Excess 3, Gray, Boolean theorems, Logic gates, Universal gates, Sum of products and product of sums, Minterms and Maxterms, Karnaugh map. Experiments: Study of logic gates, Half adder and Full adder

UNIT
4
COMBINATIONAL LOGIC CIRCUITS 9

Problem formulation and design of combinational circuits – Code Converters, Half and Full Adders, Binary Parallel Adder – Carry look ahead Adder, BCD Adder, Decoder, Encoder, Priority Encoder, Mux/Demux. Experiments: Encoder and BCD to 7 segment decoders, Multiplexer and demultiplexer using digital ICs, Universal shift register using flip flops

UNIT
5
SEQUENTIAL LOGIC CIRCUITS

Flip flops – SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis and design of clocked sequential circuits – state minimization, state assignment, circuit implementation. Counters, Ripple Counters, Ring Counters. Types of Registers, Serial In - Serial Out, Serial In - Parallel out, Parallel In -Serial Out, Parallel In - Parallel Out, Universal Shift Register. Experiments: Design of mod-N counter, Design of shift register

Reference Book:

Taub and Schilling, “Digital Integrated Electronics”, Mc Graw Hill, 2017. 2 Charles H.Roth, Jr, “Fundamentals of Logic Design”, Jaico Books, 7th Edition, 2013. 3 M. Morris Mano and Michael D.Ciletti, “Digital Design”, Pearson, 5th Edition, 2013. 4 S Salivahanan and V S Kanchana Bhaaskaran, Linear Integrated Circuits, McGraw Hill Education, 3rd Edition, 2018.

Text Book:

Sergio Franco, “Design with operational amplifiers and analog integrated circuits”, Mc Graw Hill Education, 3 rd Edition, 2017 2 John.F.Wakerly, “Digital design principles and practices”, Pearson Education, 5th Edition, 2018