Warning: session_start(): open(/var/cpanel/php/sessions/ea-php56/sess_38db1c8106ee5b0b232257dc2ca07ec2, O_RDWR) failed: No such file or directory (2) in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 2

Warning: session_start(): Failed to read session data: files (path: /var/cpanel/php/sessions/ea-php56) in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 2
Connected successfully
Warning: Undefined variable $hostname in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 18
Syllabus || SNS Courseware
Subject Details
Dept     : MECHATRONICS
Sem      : 3
Regul    : R2023
Faculty : P.Kalaiselvi
phone  : NIL
E-mail  : kalaiselvipalanivel@gmail.com
210
Page views
19
Files
6
Videos
3
R.Links

Icon
Syllabus

UNIT
1
MINIMIZATION TECHNIQUES AND LOGIC GATES 9

Number System and Codes - Boolean Algebra and Theorems - Boolean expression & Minimization of Boolean expressions –– Minterm and Maxterm - Sum of Products (SOP) – Product of Sums (POS) – Karnaugh map Minimization and Don’t care conditions – Quine - McCluskey method of minimization – Logic gates and Implementations

UNIT
2
COMBINATIONAL CIRCUITS

Design procedure – Half adder and Full Adder – Half subtractor and Full subtractor – Multiplexer and Demultiplexer – decoder and encoder – parity checker – parity generators – code converters - Magnitude Comparator.

UNIT
3
SEQUENTIAL CIRCUITS

Latches, Edge triggered Flip flops - SR, JK, T, D and Master slave – Characteristic table and equation, Application table – Synchronous counter - Asynchronous counters, Design of synchronous counters - up/down counter - Modulo–n counter - Decade counters.

UNIT
4
DESIGN OF SEQUENTIAL CIRCUITS

Register - shift registers - Universal shift register –Shift counters - Classification of sequential circuits: Moore and Mealy - Design of synchronous sequential circuits - state diagram, State table - State minimization, State assignment - Introduction to Hazards: Static, Dynamic

UNIT
5
MEMORY AND PLD

Memories: ROM, PROM, EPROM, EEPROM - RAM, SRAM & DRAM. Programmable Logic Devices: Programmable Logic Array (PLA) - Programmable Array Logic (PAL) - Implementation of combinational logic using PROM - PLA – PAL - Digital logic families: TTL, ECL and CMOS - Introduction to Hardware Description Language (HDL).

Reference Book:

1. Roger L. Tokheim, “Digital Electronics: Principles and Applications”, 9th Edition, McGraw-Hill Education, 2013. 2. Charles H.Roth. “Fundamentals of Logic Design”, 6th Edition, Thomson Learning, 2013. 3. Donald P.Leach and Albert Paul Malvino, “Digital Principles and Applications”, 8th Edition, Tata Mc-Graw Hill Publishing company limited, New Delhi, 2014. 4. John F.Wakerly, “Digital Design”, Fifth Edition, Pearson/PHI, 2017. 5. William Kleitz, "Digital Electronics: A Practical Approach with VHDL" 9th Edition, Pearson, 2020.

Text Book:

1. M. Morris Mano, “Digital Design”, 5th Edition, Prentice Hall of India Pvt. Ltd., 2017 2. S.Salivahanan and S.Arivazhagan, “Digital Circuits and Design” Third Edition, Oxford University Press, New Delhi, 2018.