Warning: session_start(): open(/var/cpanel/php/sessions/ea-php56/sess_7060dab42745907c97ca61c56cb21623, O_RDWR) failed: No such file or directory (2) in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 2

Warning: session_start(): Failed to read session data: files (path: /var/cpanel/php/sessions/ea-php56) in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 2
Connected successfully
Warning: Undefined variable $hostname in /home/snscourseware/public_html/ct.snscourseware.org/syllabus.php on line 18
Syllabus || SNS Courseware
Subject Details
Dept     : CSE
Sem      : 3
Regul    : 2023
Faculty : E.Ramya
phone  : NIL
E-mail  : ramya1791@gmail.com
201
Page views
16
Files
2
Videos
2
R.Links

Icon
Syllabus

UNIT
1
MINIMIZATION TECHNIQUES AND LOGIC GATES

Minimization Techniques: Boolean postulates and laws – De-Morgan’s Theorem - Minimization of Boolean expressions - Minterm – Maxterm - Sum of Products (SOP) – Product of Sums (POS) – Karnaugh map Minimization – Don’t care conditions. Tabulation method. Logic Gates: AND, OR, NOT, NAND, NOR, Exclusive-OR and Exclusive- NOR

UNIT
2
COMBINATIONAL CIRCUITS

Half Adder – Full Adder – Half Subtractor – Full Subtractor –Multiplexer - Demultiplexer – Decoder - Encoder – Parity checker – Parity generators – Code converters: Binary to Gray and Gray to binary- Magnitude Comparator.

UNIT
3
SEQUENTIAL CIRCUITS

Latches, Flip flops:SR, JK, T, D– Characteristic table and equation, Counters: Synchronous counters, up/down counter, Modulo–n counter, Decade counters.

UNIT
4
DESIGN OF SEQUENTIAL CIRCUITS

Register, Shift registers-SISO, SIPO, PISO, PIPO, Classification of sequential circuits: Moore and Mealy, Design of synchronous sequential circuits, State diagram, State table, State minimization, State assignment, Introduction to Hazards: Static, Dynamic.

UNIT
5
MEMORY AND PROGRAMMABLE LOGIC DEVICES

Memories: ROM, PROM, EEPROM, RAM, Programmable Logic Devices: Programmable Logic Array (PLA), Programmable Array Logic (PAL), Implementation of combinational logic using Verilog HDL

Reference Book:

1. Charles H. Roth. “Fundamentals of Logic Design”, 6th Edition, Thomson Learning, 2013. 2. Donald P. Leach and Albert Paul Malvino, “Digital Principles and Applications”, 8th Edition, TMH, 2014. 3. S.Salivahanan and S.Arivazhagan, “Digital Circuits and Design” ,5th edition, Vikas Publishing House Pvt. Ltd, New Delhi,2018.

Text Book:

M. Morris Mano, “Digital Design”, 6th Edition, Prentice Hall of India Pvt. Ltd., 2018 / Pearson Education (Singapore) Pvt. Ltd., New Delhi.