UNIT 1:
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
n-well process
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
CMOS fabrication – p-well process
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
twin-tub process
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
MOS transistor theory-IV characteristics
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
CV characteristics
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Non-ideal IV effects
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
DC characteristics
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Stick diagram
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Layout diagrams
UNIT 2:
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Examples of Combinational Logic Design
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Pass transistor Logic, Transmission gates
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Pseudo NMOS logic, Domino Logic
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Static and dynamic CMOS design
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Power dissipation
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Low power design principles
UNIT 3:
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Static and Dynamic Latches and Registers
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Timing issues
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Pipelines
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Clock strategies
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Low power memory circuits
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Synchronous design and Asynchronous
UNIT 4:
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Manufacturing test principles
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
VLSI testing -need for testing
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Design strategies for test
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
BIST
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Chip level and system level test techniques
UNIT 5:
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Basic concepts- identifiers
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
gate primitives, gate delays
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
operators, timing controls
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
procedural assignments conditional statements
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Design hierarchies, Behavioral and RTL modeling
Warning: Undefined variable $mob in
/home/snscourseware/public_html/ct.snscourseware.org/notes.php on line
357
Test benches, Examples
